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ABSTRACT
A VLSI design methodology, built around the CHiP archi-
tecture, is described. The switch lattice of the CHiP archi-
tecture is the primary design abstraction. The lattice is a
flexible design medium with constraints that mirror those of
raw silicon. An eight point pipelined Fast Fourier Transform
design, used as a funning example, is of independent interest
for its locally connected layout.
The work described herein is part of the Blue CHiP Project and is support-
ed in part by the Office of Naval Research Contracts N00014-BO-K-OB16
and NOOD14-Bl-K-0360. The latter is Special Research Opportunities Task
SRO-100.
This paper appeared in the Proceedings of the Technical Symposium East.
Society of Photo-Optical Instrumentation Engineers, 1982.
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Introduction
Belween the conception of a real time signal processor and its func-
tional VLSI realization there is an enormous amount of effort devoted to
designing, revising, optimizing and testing. Since the process is cwnula-
live -- later work builds on previous work -- and since the activity
becomes progressively more detailed, more constrained and more exact-
ing, it follows that the global design parameters should be fully e:r:plored.
Global design decisions, when correct, can have a greater effect on per-
formance than many local optimizations. When the decisions are wrong,
they can cause continual difficulty. Accordingly, we propose a design
methodology based on the Conflgurable, Highly Parallei (CHiP) architec-
ture family [1J that. focuses on exploring global design parameters and is
especially well suited to the VLSI implementation of signal processing sys-
terns.
The characteristic that distinguishes digital signal processing design
problems from other large VLSI design problems, e.g., microprocessor
design, is that the former tend to require the assembly of a large number
of identical components while the latter often require the assembly of a
diverse collection of components. In terms of the widely discussed
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hierarchical design methodology [2-4]. this distinction means that signal
processors are characterized by a shallow hierarchy rather than a deep
hierarchy. The emphasis on decomposition in the hierarchical design
methodology with its resulting deep hierarchy provides less leverage for
signal processing design problems. Our CHiP computer methodology,
though hierarchical, emphasizes the layout of homogeneous components
and should provide greater leverage for signal processor design situa-
tions.
The methodology is not a cookbook procedure. That is, there is not a
sequence of definite steps which if followed from start to finish result in a
real lime signal processor. But there are steps: the designer programs
the algorithm for a CHiP computer, tests it, assesses the design, revises
it, programs the subparts, tests them, assesses their design, revises
them and, finally, specializes the entire system for silicon implementa-
tion.
In order to organize our presentation of the methodology, we will
develop a design as a running example. Our problem will be to design a
pipelined, eight point Fast Fourier Transform processor. The reader need
not be acquainted with the FFT, since our intent is not to produce a prac-
tical device. Rather we are using the problem as a context in which to
focus on the design activity.
Problem Statement
Naturally, the first step in any design situation is to understand the
problem. For our running FFT example this can be conveniently stated
with a schematic diagram, (Figure 1). Each processing element lakes two
inputs, Band B' and computes two weighted sums, B + QB' and B - QB'.
(See Stone [5) for exact details.) Our assumptions are that the
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processors receive data bit-serially from off the chip, that the structure
is pipelined and that the resulting circuit is to be placed on a single chip.
From these assumptions. we conclude that we will need to place twelve
processors each capable of multiplying by a constant and adding, and
that the chip will require sixteen pins for data in addition to power.
ground and any control lines.
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Figure l. Pipelined FFT schematic.
Programmjng the Algorithm
The next step in the methodology is to program the algorithm for a
CHiP computer. The purpose is to establish an unambiguous specification
of the problem and to begin initial exploration of the layout, timing and
input/output constraints. Before programming our FFT example, we
must introduce CHiP machines.
A CHiP computer is one of a family of architectures specialized for
"fine-grained" parallelism and efficient VLSI implementation. The main
component of the architecture (and the only one of interest here"') is the
switch lattice. This is a homogeneous array of programmable switches
·Olher. more thorough descriptions of the CHiP machine have been given, but
Lhey focus on ils use as II general purpose parallel processor [1, 6). Our descrip·
tion here has been specialized to its use as a design a.bstra.ction.
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and data paths with processing elements (PEs) placed at regular inter-
va]s. F'igure 2 illustrates schematic diagrams of two switch lattices. The
switches and data paths are a general means of specifying information
flow and the processing elements serve to represent some arbitrary com-
putational activity.
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Figure 2. Two switch lattices. Circles are switches; squares are process-
ing elements.
Ultimately, when the methodology has been worked through and the
design is completed, the switches and data paths will have been removed,
the active data paths will have been replaced by wires and the processing
elements will have been replaced by specialized circuits for the particu-
lar function. But at this point this stylized representation of the com-
ponents gives the designer a simple, flexible means of simulating the
algorithm. The simplicity and fleXibility make the revision a less painful
process and encourage exploration and experimentation.
As Figure 2 illustrates, switch lattices differ in several respects.
Allhough the designer will choose a lattice suitable for lhe parlicular
algorithm, it is appropriate to mention the axes of variability. The
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degree, d, of switches and processing elements refers to the number of
data paths incident to the device. Normally, we will have d=8 for switches
and PEs although a higher degree for PEs may be convenient when there
are multiple inputs and outputs. (See below.) In Figure 2(a), d=8 and in
Figure 2(b). d=4.
The corridor width w refers to the number of switches separating two
neighboring PEs. (In Figure 2(a), w=l; in 2(b), w=2.) The more distinct
data paths that must pass between two processing elements, the wider
the corridor width must be. Since the switches will ultimately be
removed, there is no harm in specifying a large corridor width. However,
by calling explicit attention to corridor width, we cause the designer to
focus on data routing and to appreciate the consequences of haphazard
routing on density and packing. Notice that the corridor width is related
to the number of distinct data paths passing between two PEs, not to the
nwnber of wires in each data path (which is set later).
One programs the switch lattice simulator by giving "configuration
settings" for Lhe switches and program text for the PEs. A configuration
setting specifies which of the incident data paths a s~vitch is to connect.
If no configuration setting is given the data paths are isolated. In the
figures we simply draw lines through switches to specify active settings.
The program text is given in a conventional sequential programming
language that has been extended with facilities to specify timing .•
Returning to our FFT example, we can specify our first embedding.
Figure 3 illustrates a direcL embedding of the FFT inLerconnection (Fig-
ure 1) in a switch lattice where w=2 and d=8. Because of the number of
data paths crossing from the upper half of the layout to the lower half, a
"For the Blue CHiP Project's pilot simulator, the language is Pascal.
· .;~
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width w=2 is required. Notice that the layout is the same for each of the
three files.
Figure 3. Switch lattice embedding of the FFT.
The execution of the CHiP computer is synchronous, so the develop-
ment of the FE code is a simple matter. Each PE executes a variant of
L: READ B; READ B'
C ~B + QB'
C' ~ B - QB'
WRITE C; WRITE C'
GOTO L
where the variant is determined by which FE ports the variable comes
from or goes to. For example, PE 1.1 would execute
L: READ B FROM West: READ B' FROM Sauthwest
C (- B + QB'
C' +- B - QB'
WRITE C TO East; WRITE C' TO Southeast
GOTO L
PEs with degree greater than eight have their ports numbered.
Although the development of the program is the responsibility of the




The next activity in the methodology is to assess the initial design
and make appropriale improvements. The goal here is to evaluate how
the design can be globally improved before investing any effort in the
detailed layout. Obviously, this activity will require a certain amount. of
judgement and experience.
Our FFT has several favorable characteristics. It has a nearly square
aspect ratio (4:3) and has edge-to-edge data flow. The latter property is
important in order to reach the bonding pads which are most con-
veniently located on the perimeter. The main liability of our initial
design is the nonlocal data flow, Le., the presence of long data paths.
When the design is laid out, some wires will have to be as long as the side
of aPE.
To solve this long data path problem, we observe that to achieve
edge-to-edge data flow, it is not necessary for the flow to be unidirec-
tional as it is in our initial design. In particular, an alternative strategy is
to route the data towards the center of the layout and then back out
towards the perimeter. To achieve such an in-and-out dala flow, we place
Lhe second file (2.x) of processing elements in the center of the layout
and place the first and third files around the edge. Figure 4 illustrates
this layout. The result is a design which still has edge-la-edge data flow
and short, local connections. (This particular optimization may not gen-
eralize for larger shuffle graph problems, but the concept of in-and-out,
edge-to-edge data flow could have wide application.)
The assessment and revision activity is iterated.
In the second design the aspect ratio is now square -- a minor
improvement. UnfortunaLely, the corners of the layout are unused. This
'~
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area can be used for bonding pads for the input/output wires of the adja-
cenL PEs. It could also be used for other logic depending on how the
design develops. (See below. )
When studying the way data enters and leaves the PEs in Figure 4,
one sees that there are two different processing element geometries: The
external PEs are alike and the internal PEs are alike"'. It is obviously
undesirable to have to require two designs for the same function, so we
reprogram the external switches to convert the external PE geometries
to the internal form. (See Figure 5.) This gives one layout form. Furth-
ermore, if we reflect on how this stylized diagram will finally be imple-
mented, it is clear that since the two data paths will probably exit from a
PE together, the global data flow will be optimized if (1) they enter the PE
together and (2) these entry and exil points are on opposite corners of a
PE. We take these lwo conditions as constraints to be carried over to the
next phase of design. If we can accomplish these two in the next phase
we will have a better global organization. If we carmot, we return to this
point to reassess and revise.
Round Two
The process of programming the CHiP machine has resulted in an
unambiguous specification of the algorithm, a routing of the data flow, a
global layout and, presumably, the development of some lest data that
was used when the algorithm was run on the CHiP architecture simulator.
But this first program is not intended to specify the algorithm in great
enough detail for direct VLSI design and layout. In particular, the func-
tional activity of the PEs is probably too complicated at this early stage.
·The internal PEs are not quite alike·- the (clockwise) meaning of the data paths
differs among them. This will be easily corrected later by a simple wire crossover.
- 9 -
", ", ",
0 0 0 0 0
0 ,. 0 0 0







0 0 0 0 0
0 0 0 0 0
", ", ",









Figure 5. A reprogramming of perimeter interconnections.
In our FFT example, the inner product step is such a complicated
activity.
So the methodology dictates that we iterate the program-assess-
revise cycle until the functional activity of the PEs is sufficiently simple
to be directly implemented in VLSI or can be implemented by an avail-
able library layout. Since the interconnection and global layout are now
• 10·
fixed. it is necessary only to implement the specified activity of the PE.
This is accomplished by programming the CHiP architecture to imple-
ment the algoriLhm specified by the PE code(s). It is this iteraLive
activity that gives the methodology its hierarchical capability.
During each subsequent round of programming-assessment-revision,
it is important to establish that the current CHiP program correctly
implements the specification of the previous level. This is a requirement
of any top-down design effort, and it is aided here by the previously
developed test data. (Notice that the lest data may have to have its form
changed to reflect the changed level of detail. For example, at one level
the program can be simulated on words of data while at the nexl level it
might require bit-serial data.)
We return briefly to the FFT example to give a second level of layout.
Postulate a linear array of PEs to perform the inner product step based
on a pipelined multiplier [7]. The layout will have two serial inputs, Band
B', and will produce two serial outputs, B + QB' and B - QB'. The
coefficient, Q, will be stored internally to the layout, although it will be
shifted through to form the intermediate products. By our analysis from
the previous level, the current layout will receive its input at one corner
and must deliver its output to the opposile corner. This suggests a
"snaked" arrangement for the linear array of processing elements. (See
Figure 6.) Each PE has a input and oulput the three data values as well
as the partial product. The B value is carried along to be available at the
end for summing and differencing in the last cell. The control lines could
either be broadcast or transmitted sequentially [7] from the control cir-
cuit that we will place in the corners of the global design.
As before we should next program the activity of the PEs. This time






000 :::- aI~ __ :I
o jeeee!
,e e e oj ~="t OOOO-QOOO~OOooooooooooooo~OOOOOOOOOOOOQ~OOOOOooooo~OOQOOOOOOoooo~oooooooooo
ff~OOoooooooooooooooooooooo~ t ~ ::: : :1 ::::::::::::j 0000
::....:...:.... 0000
0000000000000000000000000000
Figure 6. A pipelined inner product layout.
there will be a few different cells since the multiplier requires a few [7]
and there is a sum/difference cell. Then we embark on another sequence
of assess and revise iterations. Having illustrated how the "opposite
corner" data flow property established at the top level becomes a con-
straint to be implemented at the second level, we forego further detailed
design.
Design Specialization
The program-assess-revise cycle continues until the processing per-
formed at each PE can be directly implemented as a VLSI design. The
needed cells are either produced or acquired from a library. Then the
design is specialized. That is, the VLSI designs replace the PEs in the last
CHiP program layout. The active data paths are replaced by wires and all
of the switches are removed. This result is then used to specialize the
next higher level program, i.e., it replaces the PEs in its predecessor lay-
out, etc. When the activity is completed, our stylized CHiP lattice is gone
and what remains is a completed VLSI design. For our example, see the
schematic in Figure 7.
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Figure 7. The specialized layout; the wide spacing is for showing inter-
connections.
Although it is straightforward, the specialization process is not quite
as trivial as just suggested. Its success depends on several conditions.
First, the aspect ratios and cell sizes must be properly controlled duri~g
the design process in order to pack the cells easily. This condition is
easily met as long as the PEs perform closely related operations. In our
running example. the top level cells were identical; the second level cells
were sufficiently similar to justify an assumption of equal size.
Another complication for specialization is power and ground routing.
We recommend the follOWing strategy. Perform the routing prior to spe-
cialization but after all the VLSI cells are designed. At that point it is
known, relatively, where power and ground enter the cells. Then, route
the power and ground wires within each CHiP lattice layout starting at
the top level. This permits a convenient top-down routing with the added
advantage of knowing the target sites for the boUom level connections.
A word about simulation. As the program-assess-revise cycle is per-
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formed, each program can be simulated in isolation using the data (possi-
bly revised) from the previous level. Moreover I the composit design can
be simulat.ed at each cycle by logically substituting the programs of each
level for the PEs of the previous level. Once the PEs have been replaced
by VLSI cells. however, it is unclear to what extent the design methodol-
ogy can assist in efficient simulation. It is obviously compatible with
hierarchically-based VLSI design rule checking [8] and electrical integrity
ehe eking [9].
Summary and Discussion
The methodology we have presented focuses on global design issues
of a VLSI implementation - data flow, functional decomposition, geometric
layout of components. If we use '+' to denote 'one or more applications
of' > then the CHiP architecture methodology could be described as
(progra.m, test (assess, revise, test )+y specialize
This methodology leads to a design with a shallow hierarchy, making it
most effective for highly regular algorithms such as digital signal pro-
cessing systems.
The CHiP architecture is crucial to the methodology. The switch lat-
tice prOVides a medium that mirrors raw silicon: it is planar; it has
integrated processing and interconnection facilities; it is described
geometrically; external data is available only at the perimeter. Conse-
quently, programming an algorithm for a CHiP architecture, though rea-
sonably convenient, gives a good approximation to a VLSI layout.
It is this feature, a convenient programming abstraction imposing
VLSI-like constraints, that perhaps most distingUishes the CHiP metho-




There are three points to be made about related research.
First, from our study of configuration settings we have developed a
library of efficient embeddings for commonly used interconnection struc-
tures. These include single corridor, planar, linear area binary trees [1,
10J, lOTuses with no long data paths [10], shuffle-exchange graphs with
narrow corridors, etc. For example, Figure 8 shows a 64 node shuffle-
exchange graph embedded in a lattice with w=l and d=8. This embed-
ding, due to Paul Morrissett [11] is of interest because, in general, the
shUffle-exchange graph requires very wide corridors [6J. In addition,
there are general embedding techniques known for common layout prob-
lems: the Aleliunas-Rosenberg technique for bending data paths around
corners [lJ. and lacing for maximizing the number of data paths through
a region of the graph [10j.
Figure 8. A 64 node shutfle-exchange graph.
Second, we have developed another methodology, called Processor
Displacement, that assists the designer in balancing pin limitations with
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chip area utilization [12]. This approach to determining the optimal
amount of multiplexing is compatible with the CHiP architecture metho-
dology described here.
Third, the CHiP computer is intended to be a general purpose paral-
lel processor and as such it physically implements a switch lattice with
programmable switches and microprocessors as processing elements [1].
Were CHiP computers generally available, a signal processing system
could be built simply by running the top level program of our methodol-
ogy. This solution to constructing a special purpose signal processor
probably would not have sufficiently good performance to serve most
applications. Although easily accomplished. this would be too general a
solution for a high performance device. Our methodology on the other
hand can lead to high performance but requires much effort. There could
be a compromise solution: We are exploring the possibility of semispe-
cialized CHiP computer which would replace the general purpose
microprocessor PEs with functional units tailored to a specific applica-
tion. CORDIC processors are good candidates for these specialized PEs
[ 13].
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